Share Email Print
cover

Proceedings Paper

Spacer double patterning technique for sub-40nm DRAM manufacturing process development
Author(s): Weicheng Shiu; William Ma; Hong Wen Lee; Jan Shiun Wu; Yi Min Tseng; Kevin Tsai; Chun Te Liao; Aaron Wang; Alan Yau; Yi Ren Lin; Yu Lung Chen; Troy Wang; Wen Bin Wu; Chiang Lin Shih
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Pursuit of lower k1 for pushing the resolution limit becomes one of the most demanding tasks to meet stringent patterning requirements in next generation lithography. Particularly, the patterning of densely packed array devices with periodic and symmetric features is among the most challenging missions to enable high density memory chips to quickly move forward as projected by Moore's Law. As dictated by the physical limitation of optical system design, current immersion scanners are not capable of reliably printing feature sizes down to sub-40nm regime unless resorting to high index fluids or other effective Resolution Enhancement Techniques (RETs). Fortunately, recent prosperous progress in double patterning technique seems to give realistic hope as a straightforward bridge between the current immersion scanners [1] and the relatively immature EUV scanners [2]. State-of-the-art double patterning technique [3] includes the well known LLE (Litho-Litho-Etch) [4], LELE (Litho-Etch-Litho-Etch) [5], self-aligned [6] and other approaches [7]. Among them the self-aligned approach is regarded as more appropriated for mass production of high density arrays due to less concerned of overlay budget [8]. In this paper, we studied the integrated lithography performance of one innovative self-aligned double patterning scheme for the demonstration of sub-40nm capability by the use of the most advanced 193nm dry scanner. In addition, silicon containing bottom reflective coating (BARC) was employed for the CD trimming in order to optimize the lithography & etch process windows [9]. A 37.5nm half-pitch L/S memory array with well controlled line edge roughness (LER) was successfully demonstrated in this work by the above mentioned selfaligned spacer approach. The equivalent k1~0.146 was readily achieved without too much complex integration, which is especially suitable for the future high density memory arrays as in FLASH or DRAM.

Paper Details

Date Published: 4 December 2008
PDF: 8 pages
Proc. SPIE 7140, Lithography Asia 2008, 71403Y (4 December 2008); doi: 10.1117/12.804641
Show Author Affiliations
Weicheng Shiu, Nanya Technology Corp. (Taiwan)
William Ma, Nanya Technology Corp. (Taiwan)
Hong Wen Lee, Nanya Technology Corp. (Taiwan)
Jan Shiun Wu, Nanya Technology Corp. (Taiwan)
Yi Min Tseng, Nanya Technology Corp. (Taiwan)
Kevin Tsai, Nanya Technology Corp. (Taiwan)
Chun Te Liao, Nanya Technology Corp. (Taiwan)
Aaron Wang, Nanya Technology Corp. (Taiwan)
Alan Yau, Nanya Technology Corp. (Taiwan)
Yi Ren Lin, Nanya Technology Corp. (Taiwan)
Yu Lung Chen, Nanya Technology Corp. (Taiwan)
Troy Wang, Nanya Technology Corp. (Taiwan)
Wen Bin Wu, Nanya Technology Corp. (Taiwan)
Chiang Lin Shih, Nanya Technology Corp. (Taiwan)


Published in SPIE Proceedings Vol. 7140:
Lithography Asia 2008
Alek C. Chen; Burn Lin; Anthony Yen, Editor(s)

© SPIE. Terms of Use
Back to Top