Share Email Print

Proceedings Paper

Mask and wafer cost of ownership (COO) from 65 to 22 nm half-pitch nodes
Author(s): Greg Hughes; Lloyd C. Litt; Andrea Wüest; Shyam Palaiyanur
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Anticipating the cost of ownership (COO) of different lithography approaches into the future is an act of faith. It requires that one believe that all of the lithographic problems with next generation lithography (NGL) approaches will be sufficiently resolved to support the production of manufacturing wafers. This paper assumes that all of the necessary technologies will be available in the future and that the cost of the components can be extrapolated from historic cost trends. Mask and wafer costs of a single critical lithography layer for the 65, 45, 32 and 22 nm half-pitch (HP) nodes will be compared for immersion, double process (DP), double expose (DE), extreme ultraviolet (EUV), and imprint technologies. The mask COO analysis assumes that the basic yield of an optical mask is constant from node to node and that the infrastructure that allows this performance will be in place when the technologies are needed. The primary differences in mask costs among lithography approaches are driven by the patterning write time and materials. The wafer COO is driven by the mask cost (for the low wafer-per-mask use case), the lithography tool cost, and the effective wafers per hour (wph) for the lithography approach being considered.

Paper Details

Date Published: 19 May 2008
PDF: 8 pages
Proc. SPIE 7028, Photomask and Next-Generation Lithography Mask Technology XV, 70281P (19 May 2008); doi: 10.1117/12.793067
Show Author Affiliations
Greg Hughes, SEMATECH (United States)
Lloyd C. Litt, SEMATECH (United States)
Andrea Wüest, SEMATECH (United States)
Shyam Palaiyanur, SEMATECH (United States)

Published in SPIE Proceedings Vol. 7028:
Photomask and Next-Generation Lithography Mask Technology XV
Toshiyuki Horiuchi, Editor(s)

© SPIE. Terms of Use
Back to Top