Share Email Print
cover

Proceedings Paper

AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research
Author(s): Adam Piotrowski; Szymon Tarnowski; Andrzej Napieralski
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Reliability of new, advanced electronic systems becomes a serious problem especially in places like accelerators and synchrotrons, where sophisticated digital devices operate closely to radiation sources. One of the possible solutions to harden the microprocessor-based system is a strict programming approach known as the Software Implemented Hardware Fault Tolerance. Unfortunately, in real environments it is not possible to perform precise and accurate tests of the new algorithms due to hardware limitation. This paper highlights the AVR-family microcontroller simulator project equipped with an appropriate monitoring and the SEU injection systems.

Paper Details

Date Published: 28 December 2007
PDF: 7 pages
Proc. SPIE 6937, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2007, 69370X (28 December 2007); doi: 10.1117/12.784616
Show Author Affiliations
Adam Piotrowski, Technical Univ. of Lodz (Poland)
Szymon Tarnowski, Technical Univ. of Lodz (Poland)
Andrzej Napieralski, Technical Univ. of Lodz (Poland)


Published in SPIE Proceedings Vol. 6937:
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2007

© SPIE. Terms of Use
Back to Top