Share Email Print
cover

Proceedings Paper

Design of a reconfigurable optical interconnect for large-scale multiprocessor networks
Author(s): I. Artundo; W. Heirman; C. Debaes; J. Dambre; J. Van Campenhout; H. Thienpont
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Communication between processors and memories has always been a limiting factor in making efficient computing architectures with large processor counts. Reconfigurable interconnection networks can help in this respect, since they can adapt the interconnect to the changing communication requirements imposed by the running application, and optical technology and photonic integration allow for an easy implementation of such adaptable systems. In this paper, we present a proposed reconfigurable interconnection network in the context of distributed shared-memory multiprocessors. We show through full-system simulation of benchmark executions that the proposed system architecture can provide a significant speedup for shared-memory machines, even when physical limitations due to low-cost optical components are introduced. We propose then a reconfigurable optical interconnect implementation, making use of tunable sources and a selective broadcasting component, and we report on the first fabricated optical components of the design: refractive microlenses, fiber connectors, microprism holders and alignment plates.

Paper Details

Date Published: 1 May 2008
PDF: 10 pages
Proc. SPIE 6996, Silicon Photonics and Photonic Integrated Circuits, 69961H (1 May 2008); doi: 10.1117/12.781554
Show Author Affiliations
I. Artundo, Vrije Univ. Brussel (Belgium)
W. Heirman, Ghent Univ. (Belgium)
C. Debaes, Vrije Univ. Brussel (Belgium)
J. Dambre, Ghent Univ. (Belgium)
J. Van Campenhout, Ghent Univ. (Belgium)
H. Thienpont, Vrije Univ. Brussel (Belgium)


Published in SPIE Proceedings Vol. 6996:
Silicon Photonics and Photonic Integrated Circuits
Giancarlo C. Righini; Seppo K. Honkanen; Lorenzo Pavesi; Laurent Vivien, Editor(s)

© SPIE. Terms of Use
Back to Top