Share Email Print
cover

Proceedings Paper

Design trade-offs in ADC architectures dedicated to uncooled infrared focal plane arrays
Author(s): P. Robert; B. Dupont; D. Pochic
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper presents two different architectures for the design of Analog to Digital Converters specifically adapted to infrared bolometric image sensors. Indeed, the increasing demand for integrated functions in uncooled readout circuits leads to on-chip ADC design as an interface between the internal analog core and the digital processing electronics. However specifying an on-chip ADC dedicated to focal plane array raises many questions about its architecture and its performance requirements. We will show that two architecture approaches are needed to cover the different sensor features in terms of array size and frame speed. A monolithic 14 bits ADC with a pipeline architecture, and a column 13 bits ADC with an original dual-ramp architecture, will be described. Finally, we will show measurement results to confirm the monolithic ADC is suitable for small array, as 160 x 120 with low frame speed, while a column ADC is more compliant for higher array, as 640 x 480 with a 60 Hz frame speed or 1024 x 768 arrays.

Paper Details

Date Published: 2 May 2008
PDF: 7 pages
Proc. SPIE 6940, Infrared Technology and Applications XXXIV, 69401U (2 May 2008); doi: 10.1117/12.779483
Show Author Affiliations
P. Robert, ULIS - BP 27 (France)
B. Dupont, ULIS - BP 27 (France)
Univ. Paris Sud (France)
D. Pochic, ULIS - BP 27 (France)


Published in SPIE Proceedings Vol. 6940:
Infrared Technology and Applications XXXIV
Bjørn F. Andresen; Gabor F. Fulop; Paul R. Norton, Editor(s)

© SPIE. Terms of Use
Back to Top