Share Email Print
cover

Proceedings Paper

FPGA design of MOMS-based sampling rate converters
Author(s): Uwe Meyer-Bäse
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In this paper we describe design options when implementing sampling rate converters with FPGAs. We first review typical designs using IIR and FFT-based systems and then show implementations of fractional sampling rate changer ranging from Lagrange, B-spline to recently introduced C-MOMS and O-MOMS designs. Speed, area and error performance results for the circuits designed in VHDL are provided.

Paper Details

Date Published: 3 April 2008
PDF: 12 pages
Proc. SPIE 6979, Independent Component Analyses, Wavelets, Unsupervised Nano-Biomimetic Sensors, and Neural Networks VI, 697906 (3 April 2008); doi: 10.1117/12.777231
Show Author Affiliations
Uwe Meyer-Bäse, Florida State Univ. (United States)


Published in SPIE Proceedings Vol. 6979:
Independent Component Analyses, Wavelets, Unsupervised Nano-Biomimetic Sensors, and Neural Networks VI
Harold H. Szu; F. Jack Agee, Editor(s)

© SPIE. Terms of Use
Back to Top