Share Email Print

Proceedings Paper

Integration of IR focal plane arrays with massively parallel processor
Author(s): P. Esfandiari; P. Koskey; K. Vaccaro; W. Buchwald; F. Clark; B. Krejca; C. Rekeczky; A. Zarandy
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The intent of this investigation is to replace the low fill factor visible sensor of a Cellular Neural Network (CNN) processor with an InGaAs Focal Plane Array (FPA) using both bump bonding and epitaxial layer transfer techniques for use in the Ballistic Missile Defense System (BMDS) interceptor seekers. The goal is to fabricate a massively parallel digital processor with a local as well as a global interconnect architecture. Currently, this unique CNN processor is capable of processing a target scene in excess of 10,000 frames per second with its visible sensor. What makes the CNN processor so unique is that each processing element includes memory, local data storage, local and global communication devices and a visible sensor supported by a programmable analog or digital computer program.

Paper Details

Date Published: 5 May 2008
PDF: 8 pages
Proc. SPIE 6940, Infrared Technology and Applications XXXIV, 69402E (5 May 2008); doi: 10.1117/12.777057
Show Author Affiliations
P. Esfandiari, Missile Defense Agency (United States)
P. Koskey, Missile Defense Agency (United States)
K. Vaccaro, Air Force Research Lab. (United States)
W. Buchwald, Air Force Research Lab. (United States)
F. Clark, Air Force Research Lab. (United States)
B. Krejca, Solid State Scientific (United States)
C. Rekeczky, EUTECUS (United States)
A. Zarandy, EUTECUS (United States)

Published in SPIE Proceedings Vol. 6940:
Infrared Technology and Applications XXXIV
Bjørn F. Andresen; Gabor F. Fulop; Paul R. Norton, Editor(s)

© SPIE. Terms of Use
Back to Top