Share Email Print

Proceedings Paper

Embedded algorithms within an FPGA-based system to process nonlinear time series data
Author(s): Jonathan D. Jones; Jin-Song Pei; Monte P. Tull
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper presents some preliminary results of an ongoing project. A pattern classification algorithm is being developed and embedded into a Field-Programmable Gate Array (FPGA) and microprocessor-based data processing core in this project. The goal is to enable and optimize the functionality of onboard data processing of nonlinear, nonstationary data for smart wireless sensing in structural health monitoring. Compared with traditional microprocessor-based systems, fast growing FPGA technology offers a more powerful, efficient, and flexible hardware platform including on-site (field-programmable) reconfiguration capability of hardware. An existing nonlinear identification algorithm is used as the baseline in this study. The implementation within a hardware-based system is presented in this paper, detailing the design requirements, validation, tradeoffs, optimization, and challenges in embedding this algorithm. An off-the-shelf high-level abstraction tool along with the Matlab/Simulink environment is utilized to program the FPGA, rather than coding the hardware description language (HDL) manually. The implementation is validated by comparing the simulation results with those from Matlab. In particular, the Hilbert Transform is embedded into the FPGA hardware and applied to the baseline algorithm as the centerpiece in processing nonlinear time histories and extracting instantaneous features of nonstationary dynamic data. The selection of proper numerical methods for the hardware execution of the selected identification algorithm and consideration of the fixed-point representation are elaborated. Other challenges include the issues of the timing in the hardware execution cycle of the design, resource consumption, approximation accuracy, and user flexibility of input data types limited by the simplicity of this preliminary design. Future work includes making an FPGA and microprocessor operate together to embed a further developed algorithm that yields better computational and power efficiency.

Paper Details

Date Published: 8 April 2008
PDF: 12 pages
Proc. SPIE 6932, Sensors and Smart Structures Technologies for Civil, Mechanical, and Aerospace Systems 2008, 69323I (8 April 2008); doi: 10.1117/12.776585
Show Author Affiliations
Jonathan D. Jones, Univ. of Oklahoma (United States)
Jin-Song Pei, Univ. of Oklahoma (United States)
Monte P. Tull, Univ. of Oklahoma (United States)

Published in SPIE Proceedings Vol. 6932:
Sensors and Smart Structures Technologies for Civil, Mechanical, and Aerospace Systems 2008
Masayoshi Tomizuka, Editor(s)

© SPIE. Terms of Use
Back to Top