Share Email Print

Proceedings Paper

Device performance-based OPC for optimal circuit performance and mask cost reduction
Author(s): Siew-Hong Teh; Chun-Huat Heng; Arthur Tay
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

During the Design-to-Manufacturing tape out flow, Optical Proximity Correction (OPC) is commonly adopted to correct the systematic proximity-effects-caused patterning distortions in order to minimize the across-gate and across-chip linewidth variation. With the continued scaling of gate length, the OPC correction scheme inevitably becomes more aggressive nowadays; increasing the mask complexity and cost proportionally. This could partly be attributed to the purely geometry-based OPC algorithm which tries to match every edge in the layout, without considering its actual impact on circuit performance. Therefore, possibility exists for over-corrected OPC mask that bring slight improvement in circuit performance at the expense of disproportionate higher cost. To simplify the mask design, we present a device performance-based OPC (DPB-OPC) algorithm to generate the mask based on the performance matching criteria rather than the geometrical pattern matching criteria. Drive current (Ion) and leakage current (Ioff) of transistor are chosen to be the performance indexes in this DPB-OPC flow. When compared to the conventional OPC approaches, our proposed approach results in simpler mask that achieves closer circuit performance.

Paper Details

Date Published: 4 March 2008
PDF: 8 pages
Proc. SPIE 6925, Design for Manufacturability through Design-Process Integration II, 692511 (4 March 2008); doi: 10.1117/12.772285
Show Author Affiliations
Siew-Hong Teh, National Univ. of Singapore (Singapore)
Chun-Huat Heng, National Univ. of Singapore (Singapore)
Arthur Tay, National Univ. of Singapore (Singapore)

Published in SPIE Proceedings Vol. 6925:
Design for Manufacturability through Design-Process Integration II
Vivek K. Singh; Michael L. Rieger, Editor(s)

© SPIE. Terms of Use
Back to Top