Share Email Print

Proceedings Paper

32 nm 1:1 line and space patterning by resist reflow process
Author(s): Joon-Min Park; Heejun Jeong; Ilsin An; Hye-Keun Oh
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Making a sub-32 nm line and space pattern is the most important issue in semiconductor process. Specially, it is important to make line and space pattern when the device type is NAND flash memory because the unit cell is mostly composed of line and space pattern. Double patterning method is regarded as the most promising technology for sub-32 nm half-pitch node. However, double patterning method is expensive for the production and heavy data split is required. In order to make cheaper and easier patterning, we suggest a resist reflow process (RRP) method for 32 nm 1:1 line and space pattern. It is easier to make 1:3 pitch than 1:1 pitch line and space in terms of aerial image, and RRP can make 1:3 pitch aerial image to 1:1 resist image. We used home-made RRP simulation based on Navier-Stokes equation including surface tension effect. Solid-E is used for optical simulation, and e-beam lithography is used for the experiment to check the concept.

Paper Details

Date Published: 7 March 2008
PDF: 9 pages
Proc. SPIE 6924, Optical Microlithography XXI, 69244S (7 March 2008); doi: 10.1117/12.772133
Show Author Affiliations
Joon-Min Park, Hanyang Univ. (South Korea)
Heejun Jeong, Hanyang Univ. (South Korea)
Ilsin An, Hanyang Univ. (South Korea)
Hye-Keun Oh, Hanyang Univ. (South Korea)

Published in SPIE Proceedings Vol. 6924:
Optical Microlithography XXI
Harry J. Levinson; Mircea V. Dusa, Editor(s)

© SPIE. Terms of Use
Back to Top