Share Email Print
cover

Proceedings Paper

Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects
Author(s): Trong-Hieu Ngo; Tae-Woo Lee; Hyo-Hoon Park
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A multi-channel gated-oscillator-based clock and data recovery (CDR) circuit for chip-to-chip optical link applications is proposed and designed. The key components of the proposed CDR are a charge-pump phase-locked loop (CPPLL), gated-oscillators, and decision circuits. The proposed multi-channel CDR has the center frequency of gated oscillator around 2.5 GHz; however, the input data rate of each channel can be up to 3.2 Gbps. It achieves an acquisition time of 1 μs. The power dissipation is 18.27 mW for the CPPLL and 21.21 mW for each channel of the CDR. The chip size of the CPPLL is 800×750 µm2, while that of each channel of the CDR is 200×250 μm2 in a 0.18 μm CMOS technology.

Paper Details

Date Published: 8 February 2008
PDF: 11 pages
Proc. SPIE 6899, Photonics Packaging, Integration, and Interconnects VIII, 68990T (8 February 2008); doi: 10.1117/12.763154
Show Author Affiliations
Trong-Hieu Ngo, Information and Communications Univ. (South Korea)
Tae-Woo Lee, Information and Communications Univ. (South Korea)
Hyo-Hoon Park, Information and Communications Univ. (South Korea)


Published in SPIE Proceedings Vol. 6899:
Photonics Packaging, Integration, and Interconnects VIII
Alexei L. Glebov; Ray T. Chen, Editor(s)

© SPIE. Terms of Use
Back to Top