Share Email Print
cover

Proceedings Paper

Design and simulation of a 512×1 readout circuit for focal plane array
Author(s): Yaoqiao Li; Hui Zhu; Xue Li; Jieying Ding; Jiaxiong Fang
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A CMOS 512×1 readout integrated circuit (ROIC) for an IR focal-plane-array (FPA) has been designed. The pixel pitch is 25um. The input stage is the capacitance trans-resistance amplifier (CTIA) and a correlated double sampling (CDS) circuit is included in each unit. In order to avoid the waste of the threshold voltage in the process of sampling, a matched CMOS sample switch was used in CDS. The simulation results show that, if the output voltage of the preamplifier decreases during the integration process, using pMOS source follower can achieve the maximal output swing. Since the 512 elements shared one output channel, the readout rate was limited due to the large capacitance at the output node. So an off-chip changeable resistance was chosen as the load of the source follower to balance the gain and speed. The timing diagram of the driving signals was presented and discussed. Finally, the simulation results are presented, using Cadence spectreS. The saturated differential output swing is 2.1V at 1MHz pixel readout rate, under the condition of 2.5V reference voltage and a 10k Ω load.

Paper Details

Date Published: 8 January 2008
PDF: 11 pages
Proc. SPIE 6835, Infrared Materials, Devices, and Applications, 68350H (8 January 2008); doi: 10.1117/12.757347
Show Author Affiliations
Yaoqiao Li, Shanghai Institute of Technical Physics (China)
Hui Zhu, Shanghai Institute of Technical Physics (China)
Xue Li, Shanghai Institute of Technical Physics (China)
Jieying Ding, Shanghai Institute of Technical Physics (China)
Jiaxiong Fang, Shanghai Institute of Technical Physics (China)


Published in SPIE Proceedings Vol. 6835:
Infrared Materials, Devices, and Applications
Yi Cai; Haimei Gong; Jean-Pierre Chatard, Editor(s)

© SPIE. Terms of Use
Back to Top