Share Email Print

Proceedings Paper

Implementation of real-time Laplacian pyramid image fusion processing based on FPGA
Author(s): Yajun Song; Kun Gao; Guoqiang Ni; Rong Lu
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In this paper, a novel method is proposed to implement Laplacian pyramid image fusion on FPGA. Firstly, implementation of image fusion algorithm based on Programable DSP (PDSP) and FPGA is compared, as well as the advantages of Laplacian pyramid for parallel processing. Secondly, the architecture and characters of Laplacian pyramid is analyzed in detail. Finally the related logical modules in FPGA are designed according to their functions of this algorithm, including controlling module, decomposing module, fusion module and reconstruction module. Inside the decomposing module, 3-stage pipeline is designed for decomposing images at each level. Three-level Laplacian pyramid image fusion algorithm is adopted through Verilog Hardware Description Language according to the designed methods forementioned. The design is verified on a real-time dual-channel image fusion system based on Virtex-4 SX35 FPGA. The experiment results show that the fusion system can realize real-time image fusion processing for dual channels 640×480 images at the rate of 25 frames per second. Comparing with input digital video stream, the output video stream delays less than 10 horizontal line clocks.

Paper Details

Date Published: 28 November 2007
PDF: 8 pages
Proc. SPIE 6833, Electronic Imaging and Multimedia Technology V, 683316 (28 November 2007); doi: 10.1117/12.756574
Show Author Affiliations
Yajun Song, Beijing Institute of Technology (China)
Kun Gao, Beijing Institute of Technology (China)
Guoqiang Ni, Beijing Institute of Technology (China)
Rong Lu, Beijing Institute of Technology (China)

Published in SPIE Proceedings Vol. 6833:
Electronic Imaging and Multimedia Technology V
Liwei Zhou; Chung-Sheng Li; Minerva M. Yeung, Editor(s)

© SPIE. Terms of Use
Back to Top