Share Email Print

Proceedings Paper

Selecting and using a lithography compliance DFM tool for 65-nm foundry production
Author(s): Babak Hatamian; Rahul Kapoor
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

DFM tools have been all the rage in recent years. By exposing potential manufacturability, timing and variation issues early, these tools can help the designers correct such issues before the tape out. Such an early intervention delivers a faster yield ramp for the product. For the lower volume devices, the faster yield ramp can help meet the market window while for higher volume devices it can also mean millions of dollars in cost savings. While there have been several DFM product announcements, case studies focusing on actual usage of such tools are not publicly available. In this article we share the data from a real customer evaluation and deployment. This North American customer has deployed the tool and completed several TSMC 65nm layouts. By focusing on the motivation to use such a tool, the article will first quantify the expected value from such a tool. Next the article will present the detailed evaluation criteria for choosing a tool. Finally, actual error data from production tape outs and performance metrics of the LCC tool will be presented showing runtime, scalability and memory numbers.

Paper Details

Date Published: 30 October 2007
PDF: 8 pages
Proc. SPIE 6730, Photomask Technology 2007, 673011 (30 October 2007); doi: 10.1117/12.746807
Show Author Affiliations
Babak Hatamian, Synopsys (United States)
Rahul Kapoor, Synopsys (United States)

Published in SPIE Proceedings Vol. 6730:
Photomask Technology 2007
Robert J. Naber; Hiroichi Kawahira, Editor(s)

© SPIE. Terms of Use
Back to Top