Share Email Print

Proceedings Paper

Full-chip-based subresolution assist features correction for mask manufacturing
Author(s): Ju-Mi Bang; Issei Masumoto; Min-Kyu Ji; Sung-Hoon Jang; Isao Aburatani; Ji-Hyun Choi; Sang-Gyun Woo; Han-Ku Cho
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Sub Resolution Assist Features (SRAFs) are now the main option for enabling low-k1 photolithograpy. These technical challenges for the 45nm node, along with the insurmountable difficulties in EUV lithography, have driven the semiconductor mask-maker into the low-k1 lithography era under the pressure of ever shrinking feature sizes. Extending lithography towards lower k1 puts a strong demand on the resolution enhancement technique (RET), and better exposure tool. However, current mask making equipments and technologies are facing their limits. Particularly, due to smaller feature size, the critical dimension (CD) linearity of both main cell patterns and SRAFs on a mask is deviated from perfect condition differently. There are certain discrepancies of CD linearity from ideal case. For example, as the CD size gets smaller, the bigger CD discrepancy is to be. There are many technologies, such as hard-mask process and negative-resist process and so on. One of them is an assist feature correction, which can be applied to achieve better CD control. In other words, in order to compensate this CD linearity deviation, the new correction algorithm with SRAFs is applied in data process flow. In this paper, we will describe in detail the implement of our study and present results on a full 65nm node with experimental data.

Paper Details

Date Published: 14 November 2007
PDF: 9 pages
Proc. SPIE 6730, Photomask Technology 2007, 67302F (14 November 2007); doi: 10.1117/12.746349
Show Author Affiliations
Ju-Mi Bang, Samsung Electronics Co., Ltd. (South Korea)
Issei Masumoto, Nippon Control System Co. (Japan)
Min-Kyu Ji, Samsung Electronics Co., Ltd. (South Korea)
Sung-Hoon Jang, Samsung Electronics Co., Ltd. (South Korea)
Isao Aburatani, Nippon Control System Co. (Japan)
Ji-Hyun Choi, Samsung Electronics Co., Ltd. (South Korea)
Sang-Gyun Woo, Samsung Electronics Co., Ltd. (South Korea)
Han-Ku Cho, Samsung Electronics Co., Ltd. (South Korea)

Published in SPIE Proceedings Vol. 6730:
Photomask Technology 2007
Robert J. Naber; Hiroichi Kawahira, Editor(s)

© SPIE. Terms of Use
Back to Top