Share Email Print

Proceedings Paper

Inter-pixel capacitance in fully-depleted silicon hybrid CMOS focal plane arrays
Author(s): Yibin Bai; Mark C. Farris; Anders K. Petersen; James W. Beletic
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Inter-Pixel capacitance (IPC) is an effect that can occur in bump-bonded hybrid CMOS pixel arrays that employ a source follower pixel amplifier. IPC can result in the signal in one pixel being sensed by adjacent pixels that are capacitively coupled. IPC effect is more pronounced in full-depletion silicon hybrid CMOS focal plane arrays than infrared arrays because of the stronger coupling path through the silicon detector layer. IPC can degrade the image resolution and it can cause an overestimation of conversion gain (electrons per mV) determined from conventional photon-transfer method because the IPC "blur" reduces the variance of photon noise. However, the IPC effect can be minimized with improvements in pixel design, and the conversion gain can be properly calculated, and image resolution can be restored with deconvolution techniques. In this paper, we report the results of a recent effort to reduce IPC in Teledyne's visible silicon hybrid CMOS focal plane arrays through pixel design improvements.

Paper Details

Date Published: 17 September 2007
PDF: 8 pages
Proc. SPIE 6690, Focal Plane Arrays for Space Telescopes III, 669004 (17 September 2007); doi: 10.1117/12.739787
Show Author Affiliations
Yibin Bai, Teledyne Imaging Sensors (United States)
Mark C. Farris, Teledyne Imaging Sensors (United States)
Anders K. Petersen, Teledyne Imaging Sensors (United States)
James W. Beletic, Teledyne Imaging Sensors (United States)

Published in SPIE Proceedings Vol. 6690:
Focal Plane Arrays for Space Telescopes III
Thomas J. Grycewicz; Cheryl J. Marshall; Penny G. Warren, Editor(s)

© SPIE. Terms of Use
Back to Top