Share Email Print
cover

Proceedings Paper

A parallel architecture of interpolated timing recovery for high-speed data transfer rate and wide capture-range
Author(s): Satoru Higashino; Shoei Kobayashi; Tamotsu Yamagami
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

High data transfer rate has been demanded for data storage devices along increasing the storage capacity. In order to increase the transfer rate, high-speed data processing techniques in read-channel devices are required. Generally, parallel architecture is utilized for the high-speed digital processing. We have developed a new architecture of Interpolated Timing Recovery (ITR) to achieve high-speed data transfer rate and wide capture-range in read-channel devices for the information storage channels. It facilitates the parallel implementation on large-scale-integration (LSI) devices.

Paper Details

Date Published: 17 July 2007
PDF: 6 pages
Proc. SPIE 6620, Optical Data Storage 2007, 66200Y (17 July 2007); doi: 10.1117/12.738923
Show Author Affiliations
Satoru Higashino, Sony Corp. (Japan)
Shoei Kobayashi, Sony Corp. (Japan)
Tamotsu Yamagami, Sony Corp. (Japan)


Published in SPIE Proceedings Vol. 6620:
Optical Data Storage 2007

© SPIE. Terms of Use
Back to Top