Share Email Print
cover

Proceedings Paper

Design of half and full optical binary adders using the polarization optical processor architecture
Author(s): Y. A. Zaghloul; A. R. M. Zaghloul; A. Adibi
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We recently developed and patented the polarization optical processor (POP) and its architecture. It can be used to implement all types of digital binary devices, current and future. Binary adders are used to add binary numbers, as their names suggest. In this paper, we present the design of half and full optical binary adders using the POP architecture. A clear, simple, and easy-to-follow step-by-step design procedure is provided along with an explanation of the operation of each optical adder as a simulated bullet-train moving at the speed of light on an input-controlled preconfigured railroad system, which simplifies the understanding of the system operation.

Paper Details

Date Published: 20 September 2007
PDF: 7 pages
Proc. SPIE 6695, Optics and Photonics for Information Processing, 669509 (20 September 2007); doi: 10.1117/12.736351
Show Author Affiliations
Y. A. Zaghloul, Georgia Institute of Technology (United States)
ITR Technologies, Inc. (United States)
A. R. M. Zaghloul, ITR Technologies, Inc. (United States)
A. Adibi, Georgia Institute of Technology (United States)


Published in SPIE Proceedings Vol. 6695:
Optics and Photonics for Information Processing
Abdul A.S. Awwal; Khan M. Iftekharuddin; Bahram Javidi, Editor(s)

© SPIE. Terms of Use
Back to Top