Share Email Print
cover

Proceedings Paper

Mask topography effects of hole patterns on hyper-NA lithography
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The purpose of this work was to find the specific effects of hole patterns in 32nm node logic by analyzing in the Fourier domain and to clarify the mechanism of mask topography effects. Our focus patterns extend from the lines and spaces (LS) to the contact hole (CH). We also attempt to perform factor analyses of mask topography effects. Intensities of LS and CH patterns are simulated using three mask models. For each of the three models, the method of approximating the mask topography effect is different. As a result, a serious difference among the three mask models has been found with respect to the intensity profile for 32nm node and beyond, though the mask sizes for all models are the same. As the accuracy of mask model improved, it was found that the image contrast tends to decrease on LS patterns while increasing on CH patterns. The qualitative interpretation of the trend of contrast variations can be described by analyzing in the Fourier domain. The mask topography effects can be separated into waveguide and shadowing effects using scatter graphs. It is concluded from the result that one of the major differences between LS and CH is attributable to phase differences between 0th order and 1st order diffractions, because the size of effects for CH have been larger than that for LS.

Paper Details

Date Published: 14 May 2007
PDF: 10 pages
Proc. SPIE 6607, Photomask and Next-Generation Lithography Mask Technology XIV, 66071F (14 May 2007); doi: 10.1117/12.728963
Show Author Affiliations
Akiko Mimotogi, Toshiba Corp. Semiconductor Co. (Japan)
Masamitsu Itoh, Toshiba Corp. Semiconductor Co. (Japan)
Shoji Mimotogi, Toshiba Corp. Semiconductor Co. (Japan)
Kazuya Sato, Toshiba Corp. Semiconductor Co. (Japan)
Takashi Sato, Toshiba Corp. Semiconductor Co. (Japan)
Satoshi Tanaka, Toshiba Corp. Semiconductor Co. (Japan)


Published in SPIE Proceedings Vol. 6607:
Photomask and Next-Generation Lithography Mask Technology XIV
Hidehiro Watanabe, Editor(s)

© SPIE. Terms of Use
Back to Top