Share Email Print
cover

Proceedings Paper

Toward systematic design of multi-standard converters
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

In the last few years, we are witnessing the convergence of more and more communication capabilities into a single terminal. A basic component of these communication transceivers is the multi-standard Analog-to-Digital-Converter (ADC). Many systematic, partially automated approaches for the design of ADCs dealing with a single communication standard have been reported. However, most multi-standard converters reported in the literature follow an ad-hoc approach, which do not guarantee either an efficient occupation of silicon area or its power efficiency in the different standards. This paper aims at the core of this problem by formulating a systematic design approach based on the following key elements: (1) Definition of a set of metrics for reconfigurability: impact in area and power consumption, design complexity and performances; (2) Definition of the reconfiguration capabilities of the component blocks at different hierarchical levels, with assessment of the associated metrics; (3) Exploration of candidate architectures by using a combination of simulated annealing and evolutionary algorithms; (4) Improved top-down synthesis with bottom-up generated low-level design information. The systematic design methodology is illustrated via the design of a multi-standard &Sgr;&Dgr; modulator meeting the specifications of three wireless communication standards.

Paper Details

Date Published: 23 May 2007
PDF: 12 pages
Proc. SPIE 6590, VLSI Circuits and Systems III, 65900T (23 May 2007); doi: 10.1117/12.721877
Show Author Affiliations
V. J. Rivas, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
R. Castro-López, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
A. Morgado, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
O. Guerra, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
E. Roca, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
R. del Río, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
J. M. de la Rosa, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)
F. V. Fernández, Instituto de Microelectrónica de Sevilla, CSIC, Univ. de Sevilla (Spain)


Published in SPIE Proceedings Vol. 6590:
VLSI Circuits and Systems III
Valentín de Armas Sosa; Kamran Eshraghian; Félix B. Tobajas, Editor(s)

© SPIE. Terms of Use
Back to Top