Share Email Print
cover

Proceedings Paper

A new method of accelerated graph display in primary flight display based on FPGA
Author(s): Quancun Kong; Chenggui Li; Fengqing Zhang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

With the development of avionic technology, there is the increasing amount of information to be displayed on Primary Flight Display (PFD) of the cockpit. Beside the higher requirement of accuracy, reliability and the real-time property of information should be met in some emergency situations. Therefore, it is rather important to make further improvement on speeding up graph generation and display. This paper, based on hardware acceleration, describes a designated method to satisfy the higher requirement of PFD for graph display. The new method is characterized with graphic layering double frame buffer alternation and graphic synthesis, which to a great extent, reduces the job of a processor and speeds up the graphic generation and display, hence solving the speed bottleneck in PFD graphic display.

Paper Details

Date Published: 6 November 2006
PDF: 5 pages
Proc. SPIE 6357, Sixth International Symposium on Instrumentation and Control Technology: Signal Analysis, Measurement Theory, Photo-Electronic Technology, and Artificial Intelligence, 635732 (6 November 2006); doi: 10.1117/12.717164
Show Author Affiliations
Quancun Kong, Beijing Univ. of Aeronautics and Astronautics (China)
Chenggui Li, Beijing Univ. of Aeronautics and Astronautics (China)
Fengqing Zhang, Beijing Univ. of Aeronautics and Astronautics (China)


Published in SPIE Proceedings Vol. 6357:
Sixth International Symposium on Instrumentation and Control Technology: Signal Analysis, Measurement Theory, Photo-Electronic Technology, and Artificial Intelligence
Jiancheng Fang; Zhongyu Wang, Editor(s)

© SPIE. Terms of Use
Back to Top