Share Email Print
cover

Proceedings Paper

Circuit-based SEM contour OPC model calibration
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In order to achieve the necessary OPC model accuracy, the requisite number of SEM CD measurements has exploded with each technology generation. At 65 nm and below, the need for OPC and/or manufacturing verification models for several process conditions (focus, exposure) further multiplies the number of measurements required. SEM-contour based OPC model calibration has arisen as a powerful approach to deliver robust and accurate OPC models since every pixel now adds information for input into the model, substantially increasing the parameter space coverage. To date however, SEM contours have been used to supplement the hundreds or thousands of discreet CD measurements to deliver robust and accurate models. While this is still perhaps the optimum path for high accuracy, there are some cases where OPC test patterns are not available, and the use of existing circuit patterns is desirable to create an OPC model. In this work, SEM contours of in-circuit patterns are utilized as the sole data source for OPC model calibration. The use scenario involves 130 nm technology which was initially qualified for production with the use of rule-based OPC, but is shown to benefit from model based OPC. In such a case, sub-nanometer accuracy is not required, and in-circuit features can enable rapid development of sufficiently accurate models to provide improved process margin in manufacturing.

Paper Details

Date Published: 28 March 2007
PDF: 8 pages
Proc. SPIE 6521, Design for Manufacturability through Design-Process Integration, 65211N (28 March 2007); doi: 10.1117/12.713044
Show Author Affiliations
Kyle Patterson, Freescale Semiconductor, Inc. (United States)
Jim Vasek, Freescale Semiconductor, Inc. (United States)
Chi Min Yuan, Freescale Semiconductor, Inc. (United States)
George E. Bailey, Mentor Graphics Corp. (United States)
Ir Kusnadi, Mentor Graphics Corp. (United States)
Thuy Do, Mentor Graphics Corp. (United States)
John L. Sturtevant, Mentor Graphics Corp. (United States)


Published in SPIE Proceedings Vol. 6521:
Design for Manufacturability through Design-Process Integration
Alfred K.K. Wong; Vivek K. Singh, Editor(s)

© SPIE. Terms of Use
Back to Top