Share Email Print
cover

Proceedings Paper

Application of full-chip optical proximity correction for sub-60-nm memory device in polarized illumination
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

As the design rule shrinks to its natural limit, reduction in lithography process margin and high Critical Dimension (CD) error gives rise to use of many Resolution Enhancement Techniques (RET). Recently, one the popular RET method to solve the above problem is polarized illumination. It is used to enhance the reduced lithography process margin and enhance CD uniformity. Polarization lithography basically uses one sided polarized light source. Therefore process margin increases for smaller design rule patterns. In this paper, we will present the results for polarized illumination based Optical proximity Correction (OPC) for sub-60nm memory device. First, models for polarization based and un-polarization based method will be compared for its model accuracy. Second, the process margin improvement for polarized and un-polarized illumination will be compared and analyzed for poly layer of sub-60nm memory device. Finally, method for further enhancing CD error within 5% for polarized OPC model will be discussed.

Paper Details

Date Published: 26 March 2007
PDF: 11 pages
Proc. SPIE 6520, Optical Microlithography XX, 65201R (26 March 2007); doi: 10.1117/12.711977
Show Author Affiliations
Hyoung-Soon Yune, Hynix Semiconductor Inc. (South Korea)
Yeong-Bae Ahn, Hynix Semiconductor Inc. (South Korea)
Dong-jin Lee, Hynix Semiconductor Inc. (South Korea)
James Moon, Hynix Semiconductor Inc. (South Korea)
Byung-Ho Nam, Hynix Semiconductor Inc. (South Korea)
Dong-gyu Yim, Hynix Semiconductor Inc. (South Korea)


Published in SPIE Proceedings Vol. 6520:
Optical Microlithography XX
Donis G. Flagello, Editor(s)

© SPIE. Terms of Use
Back to Top