Share Email Print
cover

Proceedings Paper

Impacts of optical proximity correction settings on electrical performances
Author(s): Meng-Fu You; Philip C. W. Ng; Yi-Sheng Su; Kuen-Yu Tsai; Yi-Chang Lu
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Due to non-ideal optical effects such as aberration and optical diffraction, printed poly gates on the wafer suffer from across-gate linewidth variation (AGLV) and across-chip linewidth variation (ACLV,) especially in the subwavelength regime. The poly gate distortion affects device electrical characteristics, including drive current (Ion), leakage current (Ioff), and threshold voltage (Vt). For circuits sensitive to layout, such as compact memory cells, electrical performances can vary with image distortion of each transistor even after applying resolution enhancement technologies (RETs) such as optical proximity corrections. In this paper, we demonstrate the impact of OPC settings on the performance of 6T-SRAM cells. The printed transistor gate and active region patterns are simulated by an in-house OPC engine. The device model for each distorted transistor is then extracted based on approximating each distorted channel pattern with a set of smaller rectangles. Consequently, Electrical performance such as static noise margin (SNM) can be obtained by incorporating these extracted device models into a circuit simulator. Preliminary results show that OPC settings such as segmentation length and numbers of corrections can affect wafer image quality and electrical performance in different ways.

Paper Details

Date Published: 21 March 2007
PDF: 7 pages
Proc. SPIE 6521, Design for Manufacturability through Design-Process Integration, 65210W (21 March 2007); doi: 10.1117/12.711850
Show Author Affiliations
Meng-Fu You, National Taiwan Univ. (Taiwan)
Philip C. W. Ng, National Taiwan Univ. (Taiwan)
Yi-Sheng Su, National Taiwan Univ. (Taiwan)
Kuen-Yu Tsai, National Taiwan Univ. (Taiwan)
Yi-Chang Lu, National Taiwan Univ. (Taiwan)


Published in SPIE Proceedings Vol. 6521:
Design for Manufacturability through Design-Process Integration
Alfred K.K. Wong; Vivek K. Singh, Editor(s)

© SPIE. Terms of Use
Back to Top