Share Email Print
cover

Proceedings Paper

Circuit size optimization with multiple sources of variation and position dependant correlation
Author(s): Qian Ying Tang; Paul Friedberg; George Cheng; Costas J. Spanos
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The growing impact of process variation on circuit performance requires statistical design approaches in which circuits are designed and optimized subject to an estimated variation. Previous work [1] has shown that by including extra margins in each of the gate delays and optimizing the gate sizes, the circuit delay variation can be reduced by half. Our work goes further by deploying extended models that include delay variations due to Vth and Leff, as well as position dependant variation. Two types of models have been proposed to account for various variations: 1) a model that explicitly adds spatial correlation terms to the design objective; 2) a model that implicitly includes such effect through the use of a modified version of Pelgrom's model. These design models are used to size a 32-bit Ladner-Fischer adder and the circuit delay distributions are obtained from Monte Carlo simulations. The analysis shows that both types of models have a noticeable performance improvements over the model presented in [1]. In addition, the second model appears to be a more adequate method for modeling various variation components and has a better performance over the first model; the drawback is a more complicated object function.

Paper Details

Date Published: 21 March 2007
PDF: 11 pages
Proc. SPIE 6521, Design for Manufacturability through Design-Process Integration, 65210P (21 March 2007); doi: 10.1117/12.711794
Show Author Affiliations
Qian Ying Tang, Univ. of California, Berkeley (United States)
Paul Friedberg, Univ. of California, Berkeley (United States)
George Cheng, Univ. of California, Berkeley (United States)
Costas J. Spanos, Univ. of California, Berkeley (United States)


Published in SPIE Proceedings Vol. 6521:
Design for Manufacturability through Design-Process Integration
Alfred K.K. Wong; Vivek K. Singh, Editor(s)

© SPIE. Terms of Use
Back to Top