Share Email Print
cover

Proceedings Paper

Architecture design of real-time dual-ring optical industrial Ethernet and its FPGA implementation
Author(s): Wentao Chen; Depeng Jin; Lieguang Zeng
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Ethernet has been a hotspot in industrial communication. Its intrinsic non-determinism and slow failure recovery mechanism are two major obstacles of Ethernet's application in the industrial environment. To address these two problems, this paper proposes a novel fast recovery and real-time optical industrial Ethernet architecture based on dual-ring topology, and presents some test results from our partly implementation of the architecture. First, resource utlilization of the FPGA implementation shows that the proposed architecture is cost effective. Second, it is seen that recovering from a single failure costs no more than 30 ms, far less than traditional resilience techniques in Ethernet. Besides, end to end delay with no background traffic, which is instructive to the future design of the scheduling algorithms, is also presented.

Paper Details

Date Published: 28 September 2006
PDF: 9 pages
Proc. SPIE 6354, Network Architectures, Management, and Applications IV, 63542E (28 September 2006); doi: 10.1117/12.688001
Show Author Affiliations
Wentao Chen, Tsinghua Univ. (China)
Depeng Jin, Tsinghua Univ. (China)
Lieguang Zeng, Tsinghua Univ. (China)


Published in SPIE Proceedings Vol. 6354:
Network Architectures, Management, and Applications IV
Yong Hyub Won; Gee-Kung Chang; Ken-ichi Sato; Jian Wu, Editor(s)

© SPIE. Terms of Use
Back to Top