Share Email Print

Proceedings Paper

Design of CMOS-APS circuits with image preprocessing
Author(s): Evgeniya N. Serova
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper is devoted to creation of novel CMOS APS imagers with focal plane parallel image preprocessing. The general principle of analog subtraction is described. The important research direction devoted to analogue implementation of main preprocessing operations (addition, subtraction, neighbored frame subtraction, module, and edge detection of pixel signals) in focal plane of CMOS APS imagers. The following results are presented: the algorithm of edge detection for analog realization, and patented focal plane circuits for analog image reprocessing (signals subtraction, additional, edge detection).

Paper Details

Date Published: 18 April 2006
PDF: 7 pages
Proc. SPIE 6180, Photonics, Devices, and Systems III, 61800S (18 April 2006); doi: 10.1117/12.675672
Show Author Affiliations
Evgeniya N. Serova, Institute of Design Problems in Microelectronics (Russia)

Published in SPIE Proceedings Vol. 6180:
Photonics, Devices, and Systems III
Pavel Tománek; Miroslav Hrabovský; Miroslav Miler; Dagmar Senderákova, Editor(s)

© SPIE. Terms of Use
Back to Top