Share Email Print
cover

Proceedings Paper

Simulation based post OPC verification to enhance process window, critical failure analysis, and yield
Author(s): Jae-Hyun Kang; Jae-Young Choi; Kyung-Hee Yun; Munho Do; Yong-Suk Lee; Keeho Kim
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Optical Proximity Correction (OPC) often reaches its limitation, especially low-k imaging. It results in yield drop by bridging, pinching, and other process window sensitive issues. It happens more when the original layout contains OPC-unfriendly patterns. With OPC-unfriendly layout, OPC model generates totally unexpected results such as narrow space, small jog, small serif and etc. Those unexpected OPC results induce bridged patterns as well as narrow process margin. And they will give direct yield loss of device. Thus, it is critical to implement the flow for Litho Friendly Design (LFD) and nevertheless simulation-based OPC verification. In this study, a new approach of OPC has been tested, which contains the simulation based analysis of OPC failure and in turn out reconstruct OPC features in a way to fix not only bridging and pinching but also to improve process window. This proves to reduce mask respin by 50% or more. It also has been tried to be a complementary checking in addition to conventional CD monitor in pilot production.

Paper Details

Date Published: 20 March 2006
PDF: 9 pages
Proc. SPIE 6154, Optical Microlithography XIX, 61543J (20 March 2006); doi: 10.1117/12.657050
Show Author Affiliations
Jae-Hyun Kang, DongbuAnam Semiconductor (South Korea)
Jae-Young Choi, DongbuAnam Semiconductor (South Korea)
Kyung-Hee Yun, DongbuAnam Semiconductor (South Korea)
Munho Do, DongbuAnam Semiconductor (South Korea)
Yong-Suk Lee, DongbuAnam Semiconductor (South Korea)
Keeho Kim, DongbuAnam Semiconductor (South Korea)


Published in SPIE Proceedings Vol. 6154:
Optical Microlithography XIX
Donis G. Flagello, Editor(s)

© SPIE. Terms of Use
Back to Top