Share Email Print
cover

Proceedings Paper

Using design intent to qualify and control lithography manufacturing
Author(s): Jim Vasek; Bill Wilkinson; Al Reich; Cesar Garza; Joyce Zhao; Jim Wiley; Moshe Poyastro; Brian Troy; Youval Nehmadi; Zamir Abraham
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

One of the consequences of low-k1 lithography is the discrepancy between the intended and the printed pattern, particularly in 2-D structures. Two recent technical developments offer new tools to improve manufacturing predictability, yield and control. The first enabling development provides the ability to identify the exact locations of lithography manufacturing "hot spots" using rigorous full-chip simulation. The second enabling development provides the ability to efficiently measure and characterize these critical locations on the wafer. In this study, hot spots were identified on four critical patterned layers of a 90nm-node production process using the Brion Tachyon 1100 system by comparing the design intent GDS-II database to simulated resist contours. After review and selection, the detected critical locations were sent to the Applied Materials OPC Check system. The OPC Check system created the recipes necessary to automatically drive a VeritySEM CD SEM tool to the hot spot locations on the wafer for measurements and analysis. Using the model-predicted hot spots combined with accurate wafer metrology of critical features enabled an efficient determination of the actual process window, including process-limiting features and manufacturing lithography conditions, for qualification and control of each layer.

Paper Details

Date Published: 14 March 2006
PDF: 8 pages
Proc. SPIE 6156, Design and Process Integration for Microelectronic Manufacturing IV, 61561B (14 March 2006); doi: 10.1117/12.656856
Show Author Affiliations
Jim Vasek, Freescale Semiconductor, Inc. (United States)
Bill Wilkinson, Freescale Semiconductor, Inc. (United States)
Al Reich, Freescale Semiconductor, Inc. (United States)
Cesar Garza, Freescale Semiconductor, Inc. (United States)
Joyce Zhao, Brion Technologies, Inc. (United States)
Jim Wiley, Brion Technologies, Inc. (United States)
Moshe Poyastro, Applied Materials, Inc. (United States)
Brian Troy, Applied Materials, Inc. (United States)
Youval Nehmadi, Applied Materials, Inc. (United States)
Zamir Abraham, Applied Materials, Inc. (Israel)


Published in SPIE Proceedings Vol. 6156:
Design and Process Integration for Microelectronic Manufacturing IV
Alfred K. K. Wong; Vivek K. Singh, Editor(s)

© SPIE. Terms of Use
Back to Top