Share Email Print
cover

Proceedings Paper

A high productivity low defectivity develop process for 193nm lithography
Author(s): George Mack; Steven Consiglio; Jeffrey Bright; Kenichi Ueda; Tom Winter
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Minimizing defectivity, improving critical dimension control and improving productivity continue to be key drivers for 300mm IC manufacturing. New and unique hardware and process solutions are required to meet both technology and production demands. IBM is evaluating a new and unique resist developer hardware process. The key elements of the new process are 1) the impact or contact of the developer is uniform on the resist surface. 2) defects due to slow dissolution and redeposition are reduced, 3) developer consumption is reduced up to 60% and 4) the process time is up to 40% shorter than common develop processes. This paper presents results of our evaluation of the new developer hardware and process, and demonstrates that this is a robust process exhibiting good CD control with low defectivity and high throughput.

Paper Details

Date Published: 29 March 2006
PDF: 8 pages
Proc. SPIE 6153, Advances in Resist Technology and Processing XXIII, 61530T (29 March 2006); doi: 10.1117/12.656664
Show Author Affiliations
George Mack, IBM Corp. (United States)
Steven Consiglio, IBM Corp. (United States)
Jeffrey Bright, IBM Corp. (United States)
Kenichi Ueda, Tokyo Electron America, Inc. (United States)
Tom Winter, Tokyo Electron America, Inc. (United States)


Published in SPIE Proceedings Vol. 6153:
Advances in Resist Technology and Processing XXIII
Qinghuang Lin, Editor(s)

© SPIE. Terms of Use
Back to Top