Share Email Print
cover

Proceedings Paper

Global pattern density effects on low-k trench CDs for sub-65-nm technology nodes
Author(s): Ju-Wang Hsu; J. H. Shieh; Kelvin Y. Y. Doong; L. J. Hung; S. C. Lin; C. Y. Ting; S. M. Jang; K. L. Young; M. S. Liang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Comprehensive CD characterization of low-k trench etch for 65nm nodes are performed through a specially designed mask with global pattern density (GPD) in the range from 25% to 60%. Unlike traditional means, through this mask we systematically demonstrate global pattern density effects on etch behaviors in correlation with CD uniformity, CD proximity, and CD linearity without local etch loading effect contributed from nearby environment [1-3] and position dependent effect contributed from resist developing or aberrations of the wafer-imaging lens [4]. From our study, CD proximity is the most sensitive item. Wider trench shows larger CD variation as compared with narrow trench when global environment vary. Moreover, we find that low pressure etch conditions in a small chamber volume etcher exhibits less CD variation of global pattern density effect. On the other hand, pressure in a large chamber volume etcher provides better tuning capability in the adjustment of CD variation. The results suggest that residence time might be an influential factor for the GPD dependent CD control.

Paper Details

Date Published: 24 March 2006
PDF: 8 pages
Proc. SPIE 6152, Metrology, Inspection, and Process Control for Microlithography XX, 615205 (24 March 2006); doi: 10.1117/12.656409
Show Author Affiliations
Ju-Wang Hsu, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
J. H. Shieh, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
Kelvin Y. Y. Doong, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
L. J. Hung, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
S. C. Lin, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
C. Y. Ting, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
S. M. Jang, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
K. L. Young, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
M. S. Liang, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)


Published in SPIE Proceedings Vol. 6152:
Metrology, Inspection, and Process Control for Microlithography XX
Chas N. Archie, Editor(s)

© SPIE. Terms of Use
Back to Top