Share Email Print
cover

Proceedings Paper

Advanced image placement performance for the current EPL masks
Author(s): Hideyuki Eguchi; Hiroshi Sugimura; Kaoru Koike; Hiroshi Sakaue; Hiroshi Arimoto; Kentaro Ogawa; Takashi Susa; Shinji Kunitani; Toshiaki Kurosu; Takashi Yoshii; Kojiro Itoh; Akira Tamura
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

We examined two EPL mask fabrication processes to control precisely image placement (IP) on the EPL masks. One is a wafer process using an electrostatic chuck during an e-beam write and another is a membrane process using a mechanical chuck during the e-beam write. In the wafer process, the global IP is corrected during the e-beam write on the basis of the IP data taken with x-y metrology tool. In the membrane process, the global IP is corrected during the e-beam write on the basis of the data taken with the x-y metrology tool and taken in situ with the e-beam writer. The resist and final global IP (3s) of the wafer process is 7.2 nm and 10.6 nm. For the average local IP errors (3s), the local IP of 5.7 nm at the resist step increases to 14.7 nm at the final step due to process-induced distortions. The local IP could be reduced to 6.0 nm by applying the constant scale value to the mask process. In the membrane process, the resist and final global IP (3s) is 15.3 nm and 17.1 nm. With more detectable alignment marks, it would be possible to improve the global IP. For the average local IP errors (3s) of the membrane process, the average resist and final local IP are 6.7 and 7.1 nm which shows no PID. The two approaches proved to control IP more accurately than the conventional one.

Paper Details

Date Published: 23 March 2006
PDF: 10 pages
Proc. SPIE 6151, Emerging Lithographic Technologies X, 61511G (23 March 2006); doi: 10.1117/12.655423
Show Author Affiliations
Hideyuki Eguchi, Toppan Printing Co., Ltd. (Japan)
Hiroshi Sugimura, Toppan Printing Co., Ltd. (Japan)
Kaoru Koike, Semiconductor Leading Edge Technologies, Inc. (Japan)
Hiroshi Sakaue, Semiconductor Leading Edge Technologies, Inc. (Japan)
Hiroshi Arimoto, Semiconductor Leading Edge Technologies, Inc. (Japan)
Kentaro Ogawa, Toppan Printing Co., Ltd. (Japan)
Takashi Susa, Toppan Printing Co., Ltd. (Japan)
Shinji Kunitani, Toppan Printing Co., Ltd. (Japan)
Toshiaki Kurosu, Toppan Printing Co., Ltd. (Japan)
Takashi Yoshii, Toppan Printing Co., Ltd. (Japan)
Kojiro Itoh, Toppan Printing Co., Ltd. (Japan)
Akira Tamura, Toppan Printing Co., Ltd. (Japan)


Published in SPIE Proceedings Vol. 6151:
Emerging Lithographic Technologies X
Michael J. Lercel, Editor(s)

© SPIE. Terms of Use
Back to Top