Share Email Print
cover

Proceedings Paper

Patterning with spacer for expanding the resolution limit of current lithography tool
Author(s): Woo-Yung Jung; Choi-Dong Kim; Jae-Doo Eom; Sung-Yoon Cho; Sung-Min Jeon; Jong-Hoon Kim; Jae-In Moon; Byung-Seok Lee; Sung-Ki Park
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Double Exposure Technology (DET) is one of the main candidates for expanding the resolution limit of current lithography tool. But this technology has some bottleneck such as controlling the CD uniformity and overlay of both mask involved in the lithography process. One way to solve this problem and still maintain the resolution advantage of DET is using spacers. Patterning with a spacer not only expands the resolution limit but also solves the problems involved with DET. This method realizes the interconnection between the cell and peripheral region by "space spacer" instead of "line spacer" as usually used. Spacer process involves top hard mask etch, nitride spacer, oxide deposition, CMP, and nitride strip steps sequentially. Peripheral mask was additionally added to realize the interconnection region. With the use of spacers, it was possible to realize the NAND flash memory gate pattern with less than 50nm feature only using 0.85NA (ArF).

Paper Details

Date Published: 13 March 2006
PDF: 9 pages
Proc. SPIE 6156, Design and Process Integration for Microelectronic Manufacturing IV, 61561J (13 March 2006); doi: 10.1117/12.650991
Show Author Affiliations
Woo-Yung Jung, Hynix Semiconductor Inc. (South Korea)
Choi-Dong Kim, Hynix Semiconductor Inc. (South Korea)
Jae-Doo Eom, Hynix Semiconductor Inc. (South Korea)
Sung-Yoon Cho, Hynix Semiconductor Inc. (South Korea)
Sung-Min Jeon, Hynix Semiconductor Inc. (South Korea)
Jong-Hoon Kim, Hynix Semiconductor Inc. (South Korea)
Jae-In Moon, Hynix Semiconductor Inc. (South Korea)
Byung-Seok Lee, Hynix Semiconductor Inc. (South Korea)
Sung-Ki Park, Hynix Semiconductor Inc. (South Korea)


Published in SPIE Proceedings Vol. 6156:
Design and Process Integration for Microelectronic Manufacturing IV
Alfred K. K. Wong; Vivek K. Singh, Editor(s)

© SPIE. Terms of Use
Back to Top