Share Email Print

Proceedings Paper

Architecture for hardware driven image inspection based on FPGAs
Author(s): Johannes Fürtler; Jörg Brodersen; Peter Rössler; Konrad J. Mayer; Gerhard Cadek; Christian Eckel; Herbert Nachtnebel
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Requirements for contemporary print inspection systems for industrial applications include, among others, high throughput, examination of fine details of the print, and inspection from various perspectives and different spectral sensitivity. Therefore, an optical inspection system for such tasks has to be equipped with several high-speed/high-resolution cameras, each acquiring hundreds of megabytes of data per second. This paper presents an inspection system which meets the given requirements by exploiting data parallelism and algorithmic parallelism. This is achieved by using complex field-programmable gate arrays (FPGA) for image processing. The scalable system consists of several processing modules, each representing a pair of a FPGA and a digital signal processor. The main chapters of the paper focus on the functionality implemented in the FPGA. The image processing algorithms include flat-field correction, lens distortion correction, image pyramid generation, neighborhood operations, a programmable arithmetic unit, and a geometry unit. Due to shortage of on-chip memory, a multi-port memory concept for buffering streams of data between off-chip and on-chip memories is used. Furthermore, performance measurements of the processing module are presented.

Paper Details

Date Published: 15 February 2006
PDF: 9 pages
Proc. SPIE 6063, Real-Time Image Processing 2006, 60630D (15 February 2006); doi: 10.1117/12.642797
Show Author Affiliations
Johannes Fürtler, ARC Seibersdorf Research GmbH (Austria)
Jörg Brodersen, ARC Seibersdorf Research GmbH (Austria)
Peter Rössler, Univ. of Applied Sciences (Austria)
Konrad J. Mayer, ARC Seibersdorf Research GmbH (Austria)
Gerhard Cadek, Oregano Systems - Design and Consulting GmbH (Austria)
Christian Eckel, Oregano Systems - Design and Consulting GmbH (Austria)
Herbert Nachtnebel, Vienna Univ. of Technology (Austria)

Published in SPIE Proceedings Vol. 6063:
Real-Time Image Processing 2006
Nasser Kehtarnavaz; Phillip A. Laplante, Editor(s)

© SPIE. Terms of Use
Back to Top