Share Email Print
cover

Proceedings Paper

A VLSI architecture for high performance CABAC encoding
Author(s): Hassan Shojania; Subramania Sudharsanan
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

One key technique for improving the coding efficiency of H.264 video standard is the entropy coder, context-adaptive binary arithmetic coder (CABAC). However the complexity of the encoding process of CABAC is significantly higher than the table driven entropy encoding schemes such as the Huffman coding. CABAC is also bit serial and its multi-bit parallelization is extremely difficult. For a high definition video encoder, multi-gigahertz RISC processors will be needed to implement the CABAC encoder. In this paper, we provide an efficient, pipelined VLSI architecture for CABAC encoding along with an analysis of critical issues. The solution encodes a binary symbol every cycle. An FPGA implementation of the proposed scheme capable of 104 Mbps encoding rate and test results are presented. An ASIC synthesis and simulation for a 0.18 μm process technology indicates that the design is capable of encoding 190 million binary symbols per second using an area of 0.35 mm2.

Paper Details

Date Published: 24 June 2005
PDF: 11 pages
Proc. SPIE 5960, Visual Communications and Image Processing 2005, 596049 (24 June 2005); doi: 10.1117/12.632676
Show Author Affiliations
Hassan Shojania, Queen's Univ. (Canada)
Subramania Sudharsanan, Queen's Univ. (Canada)


Published in SPIE Proceedings Vol. 5960:
Visual Communications and Image Processing 2005
Shipeng Li; Fernando Pereira; Heung-Yeung Shum; Andrew G. Tescher, Editor(s)

© SPIE. Terms of Use
Back to Top