Share Email Print

Proceedings Paper

Implementing a hardware-friendly wavelet entropy codec for scalable video
Author(s): Hendrik Eeckhaut; Mark Christiaens; Harald Devos; Dirk Stroobandt
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In the RESUME project (Reconfigurable Embedded Systems for Use in Multimedia Environments) we explore the benefits of an implementation of scalable multimedia applications using reconfigurable hardware by building an FPGA implementation of a scalable wavelet-based video decoder. The term "scalable" refers to a design that can easily accommodate changes in quality of service with minimal computational overhead. This is important for portable devices that have different Quality of Service (QoS) requirements and have varying power restrictions. The scalable video decoder consists of three major blocks: a Wavelet Entropy Decoder (WED), an Inverse Discrete Wavelet Transformer (IDWT) and a Motion Compensator (MC). The WED decodes entropy encoded parts of the video stream into wavelet transformed frames. These frames are decoded bitlayer per bitlayer. The more bitlayers are decoded the higher the image quality (scalability in image quality). Resolution scalability is obtained as an inherent property of the IDWT. Finally framerate scalability is achieved through hierarchical motion compensation. In this article we present the results of our investigation into the hardware implementation of such a scalable video codec. In particular we found that the implementation of the entropy codec is a significant bottleneck. We present an alternative, hardware-friendly algorithm for entropy coding with excellent data locality (both temporal and spatial), streaming capabilities, a high degree of parallelism, a smaller memory footprint and state-of-the-art compression while maintaining all required scalability properties. These claims are supported by an effective hardware implementation on an FPGA.

Paper Details

Date Published: 7 November 2005
PDF: 11 pages
Proc. SPIE 6001, Wavelet Applications in Industrial Processing III, 60010K (7 November 2005); doi: 10.1117/12.630408
Show Author Affiliations
Hendrik Eeckhaut, Ghent Univ. (Belgium)
Mark Christiaens, Ghent Univ. (Belgium)
Harald Devos, Ghent Univ. (Belgium)
Dirk Stroobandt, Ghent Univ. (Belgium)

Published in SPIE Proceedings Vol. 6001:
Wavelet Applications in Industrial Processing III
Frederic Truchetet; Olivier Laligant, Editor(s)

© SPIE. Terms of Use
Back to Top