Share Email Print

Proceedings Paper

Low-power realization in main blocks of CMOS APS image sensor
Author(s): Wei Gao; Edward Shen; Richard I. Hornsey
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper addresses the optimization of power at the circuit level in the main blocks of CMOS APS image sensors. A pixel bias current of zero during the readout period is shown to reduce the static power and enhance the settling time of the pixel. A balanced operational transconductance amplifier (OTA) has been demonstrated to be a better candidate as an amplifier when employed in a correlated double sampling (CDS) circuit or as a comparator in an analog-to-digital (A/D) converter, as compared to a Miller two-stage amplifier. Using common-mode feedback (CMFB) in an OTA can further reduce the quiescent power of the amplifier. The low power capability of a CMFB OTA is discussed in this paper by performing a comparison with a conventional OTA using a 0.18 μm technology.

Paper Details

Date Published: 13 October 2005
PDF: 9 pages
Proc. SPIE 5969, Photonic Applications in Biosensing and Imaging, 596926 (13 October 2005); doi: 10.1117/12.628590
Show Author Affiliations
Wei Gao, York Univ. (Canada)
Edward Shen, York Univ. (Canada)
Richard I. Hornsey, York Univ. (Canada)

Published in SPIE Proceedings Vol. 5969:
Photonic Applications in Biosensing and Imaging
Brian C. Wilson; Richard I. Hornsey; Warren C. W. Chan; Ulrich J. Krull; Robert A. Weersink; Kui Yu, Editor(s)

© SPIE. Terms of Use
Back to Top