Share Email Print
cover

Proceedings Paper

Model-based full-chip verification for 65nm lithography process development
Author(s): Juhwan Kim; Lantian Wang; Daniel Zhang; Zongwu Tang
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Model based full-chip lithography verification has been proven as a mask sign off solution to prevent patterning failures caused by design/OPC (Optical Proximity Correction) before mask data tape out. Furthermore, as the fast turn around time is achieved through scalable distributed processing for very large data after mask synthesis conversion such as assist feature and OPC, model-based full-chip verification can take advantages of RET (Resolution Enhancement Technique)/OPC recipe development. In previous studies, we introduced the full-chip verification methodologies for mask sign off flow in production and for RET/OPC optimization flow in process development stage for sub-wavelength lithography processes in general. In this paper, we demonstrated the layer-specific verifications for critical layers for 65nm lithography process development. For poly layer, we performed various types of checks such as fatal pinch/bridge hotspots, CD variations, line-end/space-end errors, assist feature printability, MMEF (Mask Error Enhancement Factor) and geometrical (Mask Rule/structural) checks considering the mask manufacturing constraints. We compared hyper NA (Numerical Aperture)illumination using immersion lithography with the double expose alternating PSM (Phase Shift Mask) lithography. For metal layer, various full-process window coverage verification methodologies were discussed.

Paper Details

Date Published: 28 June 2005
PDF: 8 pages
Proc. SPIE 5853, Photomask and Next-Generation Lithography Mask Technology XII, (28 June 2005); doi: 10.1117/12.617141
Show Author Affiliations
Juhwan Kim, Synopsys Inc. (United States)
Lantian Wang, Synopsys Inc. (United States)
Daniel Zhang, Synopsys Inc. (United States)
Zongwu Tang, Synopsys Inc. (United States)


Published in SPIE Proceedings Vol. 5853:
Photomask and Next-Generation Lithography Mask Technology XII
Masanori Komuro, Editor(s)

© SPIE. Terms of Use
Back to Top