Share Email Print
cover

Proceedings Paper

Optimization of scatterometry parameters for the gate level of the 90 nm node
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In recent years scatterometry has been shown to have impressive long term repeatability of better than 1.5nm for simple resist stacks. Equally impressive results have been reported for Shallow Trench Isolation (STI), thus enabling effective monitoring of STI trench etch. These results were achieved by following the methodology that results obtained for a given library must be rigorously tested, to ensure measured results respond correctly to process variation. Following the same methodology, the scatterometry capability for the gate stack after litho and after etch has been evaluated. The stack used is IMEC's standard gate process for the 90 nm node. After a complete library generation, these results are compared to CD SEM and X SEM. These optimized libraries are used on few wafers with strong etch variations. The response to process variations is shown. A method to qualify and monitor the etch tool is demonstrated.

Paper Details

Date Published: 10 May 2005
PDF: 11 pages
Proc. SPIE 5752, Metrology, Inspection, and Process Control for Microlithography XIX, (10 May 2005); doi: 10.1117/12.610664
Show Author Affiliations
Philippe Leray, IMEC (Belgium)
Shaunee Cheng, IMEC (Belgium)


Published in SPIE Proceedings Vol. 5752:
Metrology, Inspection, and Process Control for Microlithography XIX
Richard M. Silver, Editor(s)

© SPIE. Terms of Use
Back to Top