Share Email Print
cover

Proceedings Paper

A novel gigabit multidrop serial link for high-speed digital systems
Author(s): F. Tobajas; R. Esper-Chain; R. Arteaga; O. Santana; V. de Armas; Roberto Sarmiento
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A multidrop backplane based on point-to-multipoint serial links enables interconnection between line cards without requiring a central switch fabric. However, maximum data rate in today's available multidrop serial links is limited to 400Mbps due to signal integrity concerns. In this paper, a novel gigabit multidrop serial link configuration for high-speed digital systems based on broadband power splitters with matching trace impedance, is proposed. Experimental results obtained from implemented prototypes demonstrate a satisfactory operation of the proposed multidrop serial backplane for a data rate of 3.5Gbps.

Paper Details

Date Published: 30 June 2005
PDF: 9 pages
Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); doi: 10.1117/12.608259
Show Author Affiliations
F. Tobajas, Univ. of Las Palmas de Gran Canaria (Spain)
R. Esper-Chain, Univ. of Las Palmas de Gran Canaria (Spain)
R. Arteaga, Univ. of Las Palmas de Gran Canaria (Spain)
O. Santana, Univ. of Las Palmas de Gran Canaria (Spain)
V. de Armas, Univ. of Las Palmas de Gran Canaria (Spain)
Roberto Sarmiento, Univ. of Las Palmas de Gran Canaria (Spain)


Published in SPIE Proceedings Vol. 5837:
VLSI Circuits and Systems II
Jose Fco. Lopez; Francisco V. Fernandez; Jose Maria Lopez-Villegas; Jose M. de la Rosa, Editor(s)

© SPIE. Terms of Use
Back to Top