Share Email Print
cover

Proceedings Paper

A quarter pixel precision motion estimation architecture for H.264/AVC video coding
Author(s): S. Lopez; F. Tobajas; A. Villar; J. Bienes; V. de Armas; G. M. Callico; J. F. Lopez; R. Sarmiento
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

H.264/AVC is the most recent and promising international video coding standard developed by the ITU-T Video Coding Experts Group in conjunction with the ISO/IEC Moving Picture Experts Group. This standard has been designed in order to provide improved coding efficiency and network adaptation. In this sense, H.264/AVC provides superior features when compared with its ancestors such as MPEG-2, MPEG-4 and H.263 but at the expenses of a prohibitive computational cost for real time applications. In particular, the motion estimation results to be the most intensive task in the whole encoding process, and for this reason, efficient architectures as the one presented in this paper to compute the 41 motion vectors per macroblock required by the H.264/AVC video coding standard, are needed in order to meet real conditions. This paper deals with a low cost VLSI architecture capable to obtain half and quarter pixel precision motion vectors, applying the correspondent techniques in order to obtain these motion vectors as demanded by the H.264/AVC standard. Techniques such as the reuse of the results obtained for smaller blocks and the possibility of avoiding the use of certain motion estimation modes have been introduced in order to obtain a flexible low-power hardware solution. As a result, the proposed architecture has been synthesized and generated to a commercial FPGA device, producing a fully functional embedded prototype capable of processing up to QCIF images at 30 fps with low area occupation.

Paper Details

Date Published: 30 June 2005
PDF: 11 pages
Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); doi: 10.1117/12.608240
Show Author Affiliations
S. Lopez, Univ. of Las Palmas de Gran Canaria (Spain)
F. Tobajas, Univ. of Las Palmas de Gran Canaria (Spain)
A. Villar, Univ. of Las Palmas de Gran Canaria (Spain)
J. Bienes, Univ. of Las Palmas de Gran Canaria (Spain)
V. de Armas, Univ. of Las Palmas de Gran Canaria (Spain)
G. M. Callico, Univ. of Las Palmas de Gran Canaria (Spain)
J. F. Lopez, Univ. of Las Palmas de Gran Canaria (Spain)
R. Sarmiento, Univ. of Las Palmas de Gran Canaria (Spain)


Published in SPIE Proceedings Vol. 5837:
VLSI Circuits and Systems II
Jose Fco. Lopez; Francisco V. Fernandez; Jose Maria Lopez-Villegas; Jose M. de la Rosa, Editor(s)

© SPIE. Terms of Use
Back to Top