Share Email Print
cover

Proceedings Paper

Lithography enabling for the 65 nm node gate layer patterning with alternating PSM
Author(s): Alexander Tritchkov; Seongtae Jeong; Christopher Kenyon
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper presents the application of double exposure alternating phase shift mask (APSM) lithography to the 65nm node gate layer. An integrated approach involving optimization of the layout design rules, APSM synthesis, Optical Proximity Correction (OPC), mask manufacturing process, and wafer patterning process has been employed to scale gate layer critical dimensions from the 90nm node to the 65 nm node with no loss in focus or exposure process window. The paper focuses on some of challenges for achieving a production-worthy APSM solution, including discussions of APSM flow development along with aspects of OPC model calibration, OPC performance, CD control, and OPC validation. Patterning results from the application of APSM to the gate level of a state-of-the-art 65nm node random logic technology are presented.

Paper Details

Date Published: 12 May 2004
PDF: 11 pages
Proc. SPIE 5754, Optical Microlithography XVIII, (12 May 2004); doi: 10.1117/12.601606
Show Author Affiliations
Alexander Tritchkov, Intel Corp. (United States)
Seongtae Jeong, Intel Corp. (United States)
Christopher Kenyon, Intel Corp. (United States)


Published in SPIE Proceedings Vol. 5754:
Optical Microlithography XVIII
Bruce W. Smith, Editor(s)

© SPIE. Terms of Use
Back to Top