Share Email Print
cover

Proceedings Paper

Investigation of model-based physical design restrictions (Invited Paper)
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

As lithography and other patterning processes become more complex and more non-linear with each generation, the task of physical design rules necessarily increases in complexity also. The goal of the physical design rules is to define the boundary between the physical layout structures which will yield well from those which will not. This is essentially a rule-based pre-silicon guarantee of layout correctness. However the rapid increase in design rule requirement complexity has created logistical problems for both the design and process functions. Therefore, similar to the semiconductor industry's transition from rule-based to model-based optical proximity correction (OPC) due to increased patterning complexity, opportunities for improving physical design restrictions by implementing model-based physical design methods are evident. In this paper we analyze the possible need and applications for model-based physical design restrictions (MBPDR). We first analyze the traditional design rule evolution, development and usage methodologies for semiconductor manufacturers. Next we discuss examples of specific design rule challenges requiring new solution methods in the patterning regime of low K1 lithography and highly complex RET. We then evaluate possible working strategies for MBPDR in the process development and product design flows, including examples of recent model-based pre-silicon verification techniques. Finally we summarize with a proposed flow and key considerations for MBPDR implementation.

Paper Details

Date Published: 5 May 2005
PDF: 12 pages
Proc. SPIE 5756, Design and Process Integration for Microelectronic Manufacturing III, (5 May 2005); doi: 10.1117/12.601105
Show Author Affiliations
Kevin Lucas, Freescale Semiconductor (France)
Stanislas Baron, STMicroelectronics (France)
Jerome Belledent, Philips Semiconductor (France)
Robert Boone, Freescale Semiconductor (France)
Amandine Borjon, Philips Semiconductor (France)
Christophe Couderc, Philips Semiconductor (France)
Kyle Patterson, Freescale Semiconductor (France)
Lionel Riviere-Cazaux, Freescale Semiconductor (France)
Yves Rody, Philips Semiconductor (France)
Frank Sundermann, STMicroelectronics (France)
Olivier Toublan, Mentor Graphics Europe (France)
Yorick Trouiller, CEA-LETI (France)
Jean-Christophe Urbani, STMicroelectronics (France)
Karl Wimmer, Freescale Semiconductor (France)


Published in SPIE Proceedings Vol. 5756:
Design and Process Integration for Microelectronic Manufacturing III
Lars W. Liebmann, Editor(s)

© SPIE. Terms of Use
Back to Top