Share Email Print
cover

Proceedings Paper

Mask cost reduction and yield optimization using design intent
Author(s): Michel Cote; Alexander Miloslavsky; Philippe Hurat; Michael L. Rieger; Denis Goinard
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The relentless pursuit of Moore's Law is pushing lithographical equipment to its limits. Extensive use of Resolution Enhancement Technologies (RET) during mask synthesis has allowed the industry to meet demand for density and performance at the 0.13um node and below. RET has been used to sustain the traditional model of printing edges as close as possible to the corresponding edges in the design layout. As technology moves to sub-100nm processes this model is proving to be both challenging and expensive to sustain. Pushing the RET tools to do an aggressive match between layout geometries and the printed pattern results in a large increase in mask cost. Even if this optimization is successful the resulting pattern may not provide the highest possible yield. In previous papers we demonstrated the use of design intent (DI) during mask synthesis to both reduce mask cost and improve yield. In this paper more results are described of how much improvement is possible on mask shot count and sliver count. We also investigate the cell level timing impact of our proposed methodology. Detailed timing results are presented and analyzed along with their impact on the design flow.

Paper Details

Date Published: 5 May 2005
PDF: 8 pages
Proc. SPIE 5756, Design and Process Integration for Microelectronic Manufacturing III, (5 May 2005); doi: 10.1117/12.600086
Show Author Affiliations
Michel Cote, Synopsys Inc. (United States)
Alexander Miloslavsky, Synopsys Inc. (United States)
Philippe Hurat, Synopsys Inc. (United States)
Michael L. Rieger, Synopsys Inc. (United States)
Denis Goinard, Synopsys Inc. (United States)


Published in SPIE Proceedings Vol. 5756:
Design and Process Integration for Microelectronic Manufacturing III
Lars W. Liebmann, Editor(s)

© SPIE. Terms of Use
Back to Top