Share Email Print

Proceedings Paper

Assessing the impact of real world manufacturing lithography variations on post-OPC CD control
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper investigates variability across multiple lithographic domains, as experienced in typical manufacturing environments, and assesses the impact on achievable post-OPC image fidelity and CD control. Across scanner field and tool-tool effects are considered, and a distinction is made between systematic phenomena, which typically manifest within chip, and random fluctuations, which predominantly impact chip-to-chip mean distributions. The paper will outline which lithographic parameters can effectively be accounted for in OPC models, and over what temporal/spatial extents. The non-correctable phenomena assessed include misalignment, projection optic aberrations, illumination source profile, mask CD, focus and exposure dose variation, and flare. Specific analyses are applied to the case of gate edge placement error (EPE) control as a function of these manufacturing variables. Recommendations are made for "field-aware" metrology sample plans during model creation, such that globally optimized models can be realized. With knowledge of manufacturing input parameter variation, CalibreTM enables a detailed understanding of realistic post-OPC CD control, and can guide judicious product metrology sampling and specifications. It is highlighted that even for the case of a "perfect" OPC model, the post-OPC CD variation within chip can still be substantial, due to manufacturing variability.

Paper Details

Date Published: 5 May 2005
PDF: 15 pages
Proc. SPIE 5756, Design and Process Integration for Microelectronic Manufacturing III, (5 May 2005); doi: 10.1117/12.598063
Show Author Affiliations
John L. Sturtevant, Mentor Graphics Corp. (United States)
J. Word, Mentor Graphics Corp. (United States)
P. LaCour, Mentor Graphics Corp. (United States)
J. W. Park, Mentor Graphics Corp. (United States)
D. Smith, Mentor Graphics Corp. (United States)

Published in SPIE Proceedings Vol. 5756:
Design and Process Integration for Microelectronic Manufacturing III
Lars W. Liebmann, Editor(s)

© SPIE. Terms of Use
Back to Top