Share Email Print

Proceedings Paper

Overlay and field-by-field leveling in wafer steppers using an advanced metrology system
Author(s): Martin A. van den Brink; Judon M. D. Stoeldraijer; Henk F.D. Linders
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Steppers suitable for resolutions down to 0.35 micrometers are now available for the development and production of 64 mb DRAMs. At these small feature sizes, the depth of focus approaches one micron and the machine to machine overlay requirements are decreased to below 150 nm. This paper reports on the design and characterization of focus, alignment, and stage metrology in a wafer stepper which can meet the aggressive feature size demands. The characteristics of a new broad band field-by-field leveling sensor system with an enhanced process tolerance compared to conventional systems is described. Furthermore, this leveling system has been combined with a multi-axis interferometer system to support a high throughput global alignment strategy with field-by-field leveling. Wafer stepper performance results are presented including depth of focus improvements and global alignment overlay with and without field-by-field leveling. The dependency of focus on wafer structure- and resist thickness-variation is also shown. The total metrology system makes possible a two point global alignment overlay performance below 30 nm, a focus repeatability of 25 nm, and a tilt repeatability of 2 (mu) rad.

Paper Details

Date Published: 1 June 1992
PDF: 15 pages
Proc. SPIE 1673, Integrated Circuit Metrology, Inspection, and Process Control VI, (1 June 1992); doi: 10.1117/12.59803
Show Author Affiliations
Martin A. van den Brink, ASM Lithography BV (Netherlands)
Judon M. D. Stoeldraijer, ASM Lithography BV (Netherlands)
Henk F.D. Linders, ASM Lithography BV (Netherlands)

Published in SPIE Proceedings Vol. 1673:
Integrated Circuit Metrology, Inspection, and Process Control VI
Michael T. Postek, Editor(s)

© SPIE. Terms of Use
Back to Top