Share Email Print
cover

Proceedings Paper

An FPGA-based 3D image processor with median and convolution filters for real-time applications
Author(s): Sharmila Venugopal; Carlos Raul Castro-Pareja; Omkar S. Dandekar
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Median Filtering and Convolution operations constitute 60-70% of the preprocessing operations performed on digital images. Software implementations of 3D filters in general-purpose processors do not match the speed requirements for real-time performance. Field Programmable Gate Arrays (FPGAs) support reconfigurable architectures that are sufficiently flexible to implement more than one operation in the existing hardware, yielding higher speed for real-time execution. We present a linear systolic array architecture for median filtering, that implements bit-serial searching and majority voting. The unique arrangement of line delay units endows parallelism to the bit-serial median finding algorithm. Convolution operation, based on the fast embedded multiplier units in the FPGA and an optimized Carry Save Adder array is also presented. The application of the above designs to 3D image preprocessing is described. A voxel rate of 220MHz is achieved for median filtering and 277MHz for convolution operation.

Paper Details

Date Published: 25 February 2005
PDF: 9 pages
Proc. SPIE 5671, Real-Time Imaging IX, (25 February 2005); doi: 10.1117/12.594220
Show Author Affiliations
Sharmila Venugopal, The Ohio State Univ. (United States)
Carlos Raul Castro-Pareja, Univ. of Maryland School of Medicine (United States)
Omkar S. Dandekar, The Ohio State Univ. (United States)


Published in SPIE Proceedings Vol. 5671:
Real-Time Imaging IX
Nasser Kehtarnavaz; Phillip A. Laplante, Editor(s)

© SPIE. Terms of Use
Back to Top