Share Email Print
cover

Proceedings Paper

Energy-efficient H.264 video decoding on VLIW embedded processors
Author(s): Yu Hu; Qing Li; C.-C. Jay Kuo
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The energy consumption profiling of the H.264 video decoder on VLIW embedded processors using the Trimaran simulator is conducted. Based on this study, we observe that the branch operations in the quarter-pixel (QP) interpolation and the DCT slow down the issue rate of the VLIW processors. Then, several new instruction architecture sets are proposed to address this issue. These new instructions can be used to speedup the issue rate, and reduce the total energy consumption. Finally, experimental results of the proposed instruction-level power-efficient strategies on the TI C6416 processor are reported and discussed.

Paper Details

Date Published: 8 March 2005
PDF: 12 pages
Proc. SPIE 5683, Embedded Processors for Multimedia and Communications II, (8 March 2005); doi: 10.1117/12.589673
Show Author Affiliations
Yu Hu, Univ. of Southern California (United States)
Qing Li, Univ. of Southern California (United States)
C.-C. Jay Kuo, Univ. of Southern California (United States)


Published in SPIE Proceedings Vol. 5683:
Embedded Processors for Multimedia and Communications II
Subramania Sudharsanan; V. Michael Bove; Sethuraman Panchanathan, Editor(s)

© SPIE. Terms of Use
Back to Top