Share Email Print
cover

Proceedings Paper

Rapid acquisition adaptive zero-crossing DPLL
Author(s): Saleh R. Al-Araji; Mahmoud A. Al-Qutayri; Mohammed Al-Qayed
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

In the proposed work, an adaptive first order zero-crossing digital phase locked loop (AZC-DPLL) for rapid acquisition, reliable locking, and independent of input signal level is designed, simulated and subsequently implemented on an FPGA based reconfigurable system. The finite state machine controller of the AZC-DPLL senses any changes in input signal frequency and amplitude level, that may cause the loop to loose lock, and accordingly adjusts the loop gain to bring the loop in lock within a few samples. Through this adaptation process, the conflicting requirement of fast acquisition and reliable locking is achieved.

Paper Details

Date Published: 28 February 2005
PDF: 7 pages
Proc. SPIE 5649, Smart Structures, Devices, and Systems II, (28 February 2005); doi: 10.1117/12.582285
Show Author Affiliations
Saleh R. Al-Araji, Etisalat College of Engineering (United Arab Emirates)
Emirates Telecommunications Corp. (United Arab Emirates)
Mahmoud A. Al-Qutayri, Etisalat College of Engineering (United Arab Emirates)
Emirates Telecommunications Corp. (United Arab Emirates)
Mohammed Al-Qayed, Etisalat College of Engineering (United Arab Emirates)
Emirates Telecommunications Corp. (United Arab Emirates)


Published in SPIE Proceedings Vol. 5649:
Smart Structures, Devices, and Systems II
Said F. Al-Sarawi, Editor(s)

© SPIE. Terms of Use
Back to Top