Share Email Print
cover

Proceedings Paper

Study and implementation using FPGA of RTT in EPON
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Nowadays, EPON technology is regarded as one of the best candidate technology for next generation broadband access technology. In this paper, the architecture of EPON is introduced first. The upstream in EPON adopts TDMA/TDM technology, and it is necessary to know the exact RTT(Round Trip Time), the principle of RTT measurement (ranging) and RTT compensation are introduced. We use Xilinx FPGA SpartanII chip series to realize ranging function module, the main idea of implementation is given in this paper, and this can be used for further study of hardware implementation.

Paper Details

Date Published: 8 February 2005
PDF: 4 pages
Proc. SPIE 5626, Network Architectures, Management, and Applications II, (8 February 2005); doi: 10.1117/12.575388
Show Author Affiliations
Xueyi Li, Guangdong Univ. of Technology (China)
Wei-ping Liu, Jinan Univ. (China)
Liming Zheng, Jinan Univ. (China)
Hong-bin Huang, Jinan Univ. (China)
Junbin Fang, Jinan Univ. (China)
Shun-er Chen, Jinan Univ. (China)


Published in SPIE Proceedings Vol. 5626:
Network Architectures, Management, and Applications II
S. J. Ben Yoo; Gee-Kung Chang; Guangcheng Li; Kwok-wai Cheung, Editor(s)

© SPIE. Terms of Use
Back to Top